In this paper, an analytical model of threshold voltage for bulk MOSFET is developed. The model is derived from the physical charge-based core of BSIM6 MOSFET model, taking into account short channel effects, and is intended to be used in commercial SPICE simulators for operating point information. The model is validated with measurement data from IBM 90-nm technology node using various popular threshold voltage extraction techniques, and good agreement is obtained.
I. INTRODUCTION
Threshold voltage is an important device parameter from modeling and circuit point of view, considering the fact that low power technologies are targeting the sub-threshold design. It is generally regarded as the signature of the technology and governs transition from weak inversion to strong inversion. Earlier generation MOSFET models, like BSIM3, BSIM4 etc, were based on the concept of threshold voltage. Although the state of the art modeling approaches (surface potential/charge based modeling) [1] - [4] do not endorse threshold voltage based methodologies, the fundamental physics essentially remains the same and still threshold voltage characterizes the technology. Classically, the threshold voltage is defined as the gate voltage at which the surface potential is 2φ f , where φ f is the bulk fermi potential [5] . However, one cannot measure the surface potential to calculate threshold voltage, but it has to be extracted. There are several methods proposed in literature to extract threshold voltage [6] - [10] .
In this paper, we have develop an analytical model of threshold voltage for BSIM6 bulk MOSFET model, which can be used for operating point information in SPICE engines. Being a charge based model, BSIM6 does not use threshold voltage formulation. However, it is necessary to know threshold voltage of the transistor because circuit design techniques require it to bias the circuit in appropriate region, e.g., analog designer use it to bias the transistor in saturation region and digital designer needs it to determine on current. The model is validated with threshold voltage extracted from different exaction methods outlined in Section II. Rest of the paper is organized as follows. Section III presents the derivation of the proposed threshold voltage model. The results are reported in Section IV and the conclusion is drawn in Section V. [6] This is the popular and widely used method of MOSFET characterization. In this method, I D -V G curve is linearly extrapolated from the point of maximum g m (transconductance), and threshold voltage is given by its V G intercept. | max .
II. THRESHOLD VOLTAGE EXTRACTION METHODS

A. EXTRAPOLATION IN LINEAR REGION (ELR)
C. SECOND DERIVATIVE (SD) [8]
Also known as Transconductance Change method, it defines threshold voltage as the gate voltage corresponding to maximum slope of g m -V G characteristics. Threshold voltage in the saturation region is obtained from maximum slope of
D. SECOND DERIVATIVE LOGARITHMIC (SDL) [9]
First derivative of the logarithm of drain current remains constant in weak inversion, and decays gradually to zero in strong inversion leading to minima of the second derivative in the vicinity of the transition region. In this method, threshold voltage is defined as the gate voltage where this double derivative is minimum.
E. CONSTANT CURRENT (CC) [10]
Owing to its simplicity, it is one of the most popular methods of threshold voltage extraction. Gate voltage corresponding to an arbitrary drain current given by I CC = W L . I 0 is defined as the threshold voltage. Here L, W are the effective channel length and width, respectively and I 0 is a constant current level chosen arbitrarily.
III. THRESHOLD VOLTAGE MODEL A. LONG CHANNEL THRESHOLD VOLTAGE
The drain current under the standard drift-diffusion formalism can be represented as [11] ,
where W, μ, Q i , ψ s and V t represents channel width, mobility, inversion charge density, surface potential and thermal voltage respectively. Defining threshold voltage as the gate voltage at which I drift = I diff , using charge linearization [2] , [4] and normalizing the inversion charge density to −2n q C ox V t leads to q i = 1 2 , where q i represents the normalized inversion charge density. Since inversion charge density varies along the channel from source to drain, depending on channel potential, source is chosen as reference and threshold voltage is defined as the gate voltage at which normalized inversion charge density at the source is given by
In BSIM6 model, pinch-off potential is first calculated from gate voltage, followed by inversion charge densities at source and drain ends [12] . Here, since q i at threshold is known, (represented as ψ p,th ) is calculated using the general relationship among q i , pinch off potential (ψ p ) and channel
where the terms have their usual meanings. From (2) and (3),
Note that above equation is implicit for ψ p,th . To obtain it in explicit form, we make a simplifying assumption and replace ψ p,th − 1 in RHS of (4) with ψ p,th − 1 = 2φ f + v s . The reason behind this assumption can be understand as follows. Classically, at threshold, ψ S = 2φ f +V s and Q i = 0. Since pinch-off potential is nothing but surface potential at Q i = 0, this assumption can be used to approximate pinchoff potential at threshold. The other bias dependent term n q is also approximated by obtained numerically from (4) and ψ p,th (obtained from (5)). The source voltage is swept from 0.5V to -1V. The error in ψ p,th remains less than 1% for the given body bias range which is fairly good in terms of accuracy. After ψ p,th is obtained, next step is to calculate threshold voltage. The potential balance equation in conjunction with Poisson's equation and Gauss's law for the MOSFET is given as [11] , where V FB is the flat band voltage. At pinch-off, ψ S = ψ P , and Q in = 0 [13] , which gives
Thus we get final expression for long channel threshold voltage as
B. SHORT CHANNEL THRESHOLD VOLTAGE
Threshold voltage in short channel devices is affected by drain voltage, popularly known as drain induced barrier lowering (DIBL). Apart from DIBL, vertical non uniform doping (VNUD), Drain Induced Threshold Shift (DITS) also change threshold voltage. The compact models for threshold voltage shift were originally developed for BSIM3 and BSIM4 [14] - [16] , and had gained popularity and wide acceptance in the device community. BSIM6 makes use of these models, with modification required for charge based formalism [13] . The effective threshold voltage for short channel devices is obtained as follows- 
IV. SIMULATION RESULTS
The threshold voltage model is validated with IBM 90nm CMOS technology measurements for channel length varying from 2μm to 70nm. We first extract DC modelcard for the set of devices under test, thereby fixing the parameter values in (9) . Drain voltage for linear region operation is 50mV and for saturation region is V DD , which is greater than 1V. To validate the model capability to capture threshold voltage across lengths, Fig. 2(a) shows the threshold voltage vs channel length, where channel length is varied from 2μm to 70nm at V ds = 50mV and V b = 0V. Inset figure in Fig. 2(a) shows the threshold voltage vs body bias in linear region (V ds = 50mV) for the long channel device (L = 2μm). The model is able to reproduce experimentally observed threshold voltage roll-up in Fig. 2(a) , and is in agreement with the threshold voltage extracted from different extraction methods, especially with the popularly used constant current method. 
